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DESIGN OF A LOW POWER 8-BIT A/D CONVERTER FOR 
WIRELESS NEURAL RECORDER APPLICATIONS 
JIAO YANG 
ABSTRACT 
 Human brain and related topics like neuron spikes and their active potentials have 
become more and more attractive to people these days, as these issues are extremely 
helpful for curing many neural injuries and cognitive diseases. One method to discover 
this field is by designing a chip embedded in brains with probes to actual neurons. It is 
obvious that batteries are not practical for these applications and thereby RF radiation is 
used as power sources, revealing that chips should operate under a very low power 
supply. Since neural signals are analog waveforms, analog-to-digital converter (A/D 
converter, ADC) is the key component in a neural recorder chip. 
 This thesis proposes the complete design of a low power 8-bit successive 
approximation register (SAR) A/D converter for use in a wireless neural recorder chip, 
realizing the function of digitizing a sampled neural signal with a frequency distribution 
of 10Hz to 10kHz. A modified energy-saving capacitor array in the SAR structure is 
provided to help save power dissipation. Therefore, the ADC shall operate within a 
power budget of 20-µW maximum from a 1-V power source, at a clock frequency of 
500kHz corresponding to a conversion rate of 55.5-kS/s. All the circuits are designed and 
implemented based on the IBM/Global Foundries 8HP 130nm BiCMOS technology. 
Simulations of schematic and layout versions are done respectively to verify the 
functionality, linearity and power consumption of the ADC. 
  vii 
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CHAPTER 1: BACKGROUND 
1.1 Neural Recorder Chip 
There is a tremendous interest today in studying the behavior and bio-electronic 
function of the human brain, and in developing a brain-machine interface, such that 
persons with injuries causing paralysis or diseases such as Parkinson’s and Alzheimer’s 
might be able to regain cognitive and bodily functions. One avenue of research employs 
designing chips with probes to actual neurons in the brain (or regions in the brain) so that 
neural signals such as active neuron spikes and/or local field potentials can be observed 
on a screen outside the brain and further studied. 
Since battery power is generally not possible for powering chips of this nature, 
power is provided by RF far-field (or near-field) radiation using a wireless rectifier (or 
perhaps even by optical fiber link), requiring the neural sensor chip to operate on a very 
low power budget. Specifically, all the circuitry on a wireless neural sensor IC, including 
neural signal amplifier, A/D converter (ADC), modulator, and RF transmitter must live 
with a total DC power of less than 1-mW, and often as low as 100-µW. 
Many neural sensor arrays sample the analog neural signal and then convert it to the 
digital domain based on a low-power ADC. The sampled digital neural signal is then 
transmitted to a nearby receiver and PC, using either backscattered RF energy or a very 
low power RF transmitter, with a matched antenna to represent a “1” and a shorted 
antenna to represent a “0”. 
Therefore, ADC is the key component in a neural recorder chip, ensuring the value 
of the analog neural signal can be accurately processed by digital modules. 
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1.2 Requirements for ADC Design in Neural Recorder Chip 
Accuracy, speed and power consumption are the three main aspects in terms of 
requirements for ADC design in neural recorder chip. 
1. Accuracy: Generally, 8-bit conversion is enough for most applications. 
2. Speed: Since the frequency spectrum of a neural spike (action potential) is 
generally 10Hz – 10kHz, according to sampling theorem, sampling can be done at a 
conversion rate of 20kHz – 50kHz. 
3. Power consumption: As is mentioned above, the main task is to realize low power 
design, and thereby the ADC should operate with a power consumption less than 100-µW 
(less than 20-µW in this work), from a 1-V power source. 
 
1.3 ADC Type Comparison 
Fig. 1.1 (referenced from [3]) shows the condition of power versus sampling rate for 
different types of ADC. 
 
Fig. 1.1 Power versus sampling rate for different types of ADC, referenced from [3]. 
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Apparently, Flash ADC has the fastest speed while consumes the maximum power 
compared with other types. Folding, Half-Flash and Pipelined ADC sacrifices speed to 
some extent for lower power consumption, but still too much for neural recorder 
applications. Sigma-Delta ADC has an advantage of outstanding accuracy (e.g. accurate 
12-bit conversion is possible for Sigma-Delta structure) but suffers low sampling 
frequency. 
Discussion in Section 1.2 reveals that 8-bit conversion and not so fast speed is 
moderate for the ADC in neural recorder applications, where reducing power dissipation 
is the most significant consideration. As a matter of fact, Fig. 1.1 indicates that SAR ADC 
is a perfect compromise for accuracy, speed and power consumption. Therefore, SAR 





CHAPTER 2: CIRCUIT DESIGN 
2.1 System Block Diagram 
As is shown in Fig. 2.1, the proposed low-power SAR-ADC consists of (1) a latched 
comparator, (2) a modified differential binary-weighted capacitor array based on charge 
redistribution to realize energy-efficiency, (3) a state machine and related control logic 
module and (4) shift registers for digital output. 
 
Fig. 2.1 System block diagram. 
 
2.2 Latched Comparator 
The output of a continuous comparator should always tracks the input signal, which 
indicates a continuous comparison. However, as far as ADC is concerned, comparator is 
required only at certain periods of time. Thus, a comparator with a clocked input (i.e. 
dynamic comparator) shall operate comparison under control. 
On the other hand, considering low-power design, continuous comparators cannot 
get rid of static power (i.e. the DC biasing consumption of amplifier used as comparator) 
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while dynamic comparators only consume dynamic power when comparing and pre-
charging (i.e. no DC consumption when disabled). 
Therefore, a latched comparator that has a clocked input is utilized here and its 
circuit is shown in Fig. 2.2. 
 
Fig. 2.2 Schematic of latched comparator. 
The principle of this latched comparator (CMP) can be described as: 
1. Pre-charge Phase: CMP_clk = 0 
N0 is OFF; P1, P2 and P0 are all ON. 
Under this circumstance, node CMP_Vout+ and CMP_Vout- are pulled up by 
P2 and P1 to Vdd respectively, with P0 ensuring a short path for these 2 nodes to 
avoid any potential difference. 
Since N0 is OFF, there is no current path from Vdd to GND through P3, N3, N1, 
N0 and through P4, N4, N2, N0. Thus, no power consumption exists after node 
CMP_Vout+ and CMP_Vout- are already charged to Vdd. 
This procedure is regarded as the pre-charge phase. 
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2. Comparison Phase: CMP_clk = 1 
N0 is ON; P1, P2 and P0 are all OFF. 
Under this circumstance, node CMP_Vout+ and CMP_Vout- are disconnected to 
Vdd. 
As a matter of fact, P3 and N3 constitute a digital inverter, and so do P4 and N4. 
Consequently, a pair of back-to-back inverters that can perform a strong positive 
feedback results. 
That is to say, if there is an effective potential difference between node 
CMP_Vin+ and CMP_Vin-, N1 or N2 will have a larger VGS which breaks the 
balance between the left path (N1 side) and the right path (N2 side), i.e. the NMOS 
with a larger VGS will become more conductive and thus be pulled down to GND 
more quickly. Then, as soon as the small difference between node CMP_Vout+ 
and CMP_Vout- is enough to set the positive-feedback back-to-back inverters, i.e. 
to set the latch, one of node CMP_Vout+ and CMP_Vout- will be set to “1” (Vdd) 
while the other one is pulled down to “0” (GND). In other words, the comparison 
result is thereby revealed, i.e. 
If CMP_Vin+ > CMP_Vin-: CMP_Vout- = 0, CMP_Vout+ = 1 
If CMP_Vin+ < CMP_Vin-: CMP_Vout- = 1, CMP_Vout+ = 0 
Therefore, node CMP_Vout+ represents comparison result based on positive 
logic. 
Once the latch is set, since the NMOS and PMOS in an inverter cannot be both 
ON, there is no current path from Vdd to GND through P3, N3, N1, N0 and 
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through P4, N4, N2, N0. Thus, power consumption only exists during transition. 
This procedure is regarded as the comparison phase. 
 
2.3 Differential Binary-weighted Capacitor Array 
Considering a traditional charge redistribution ADC, if the bit cycling result 
indicates an upward approximation-voltage correction (input-voltage > approximation-
voltage), more charges will be put onto the capacitor array. However, if a downward 
approximation-voltage correction is needed (input-voltage < approximation-voltage), 
according to the conventional algorithm of ADC, it will merely throw away some charges 
that have been stored on the capacitors, to generate the desired smaller approximation-
voltage. 
Not surprisingly, the charge thrown away has been totally wasted. To have a better 
understanding of this, assume that there is a circuit structure to store the charges that may 
originally be thrown away, during the downward correction. Thus, if a downward 
correction happens in current bit cycling and there is an upward correction required in 
next bit cycling, instead of only from the power supply, the capacitor array will be 
charged from these stored charges as well. Therefore, the energy is saved. 
As is mathematically obvious, the downward correction accounts for half of the 
situations in every bit cycling. In conclusion, the analysis above reveals a lack of energy 
efficiency in traditional structure of charge redistribution ADC since it has no mechanism 
to store the charges but simply throws them away in a downward correction. 
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Papers concerning energy-saving methodologies in capacitor array have been 
proposed these years [1] [2]. Inspired by these papers, the design in this work realizes the 
mentioned charge reuse mechanism by splitting the second MSB capacitor of the 
capacitor array into a bunch of binary-weighted sub-capacitors in parallel. (More details 
on how it works will be given in the following discussions.) 
On the other hand, in order to suppress the common-mode noise, the design 
implements a differential capacitor array, which matches the differential input structure 
of the latched comparator (CMP). Moreover, the influence of parasitic capacitance on 
input nodes of the comparator can be eliminated thanks to the differential structure. 
Thus, a modified differential binary-weighted capacitor array that can accomplish 
energy-efficiency results, as is shown in Fig. 2.3. 
 
Fig. 2.3 Schematic of differential binary-weighted capacitor array. 
Since the accuracy of charge redistribution ADC is determined by the matching 
quality of the capacitor array, the larger binary-weighted capacitor is constituted by a 
number of unit capacitors. The value of the unit capacitor should be satisfied with (1) 
short charging time (i.e. enough conversion rate), (2) small area needed for layout and 
fabrication, (3) small voltage change caused by charge loss on capacitors during 
conversion and (4) insensitivity to parasitic effects. Note that (1) and (2) call for small 
capacitance while (3) and (4) are for the purpose of good accuracy and linearity so they 
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call for big capacitance. Given all these factors and meanwhile considering the process of 
8HP technology used in this design, a unit metal-insulator-metal (MIM) capacitor of 40fF 
(6.2µm × 6.2µm) is chosen here. 
An 8-bit conversion requires a MSB capacitor that has the maximum capacitance 
equal to 28-1=128 times the value of the unit capacitance (40fF), i.e. 40fF × 128 = 5.12pF. 
Consequently, the second MSB capacitor should be 2.56pF. As is mentioned above, the 
second MSB capacitor should be split into a bunch of binary-weighted sub-capacitors, 
which is clearly marked by the black frames in Fig. 2.4. 
 
Fig. 2.4 The second MSB capacitor is split into a bunch of binary-weighted sub-capacitors. 
To explain this modified structure compared with traditional capacitor array, 
consider the equation 
64 = 32 + 16 + 8 + 4 + 2 + 1 + 1 
Traditional capacitor array should consist of C128, C64, C32, C16, C8, C4, C2, C1 and 
C1. Now, the second MSB capacitor C64 is split into these capacitors with black frames: 
C32, C16, C8, C4, C2, C1 and C1, which are just identical to the capacitors without black 
frames next to them (except the MSB capacitor C128). 
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System timing diagram is shown here in Fig. 2.5. For one sampled voltage, 
completely 9 clock cycles (i.e. 1 × Sample + 8 × Bit Cycling) are needed to finish the 8-
bit A/D conversion. 
 
Fig. 2.5 System timing diagram. 
In order to more comprehensibly show how the modified capacitor array works, 
assume that we have an analog voltage of 820mV as the input signal. The following 
discussion will cover the control logic (which is much different from the conventional 
control logic) associated with the capacitor array during the 9 clock cycles. Furthermore, 
significant node voltages during each clock cycle will be calculated according to circuit 
principle. Then, a simulated result from actual implemented circuit (this work) will be 
given, which will finally be compared to those calculated theoretical values. Thus, the 
validity of the split structure of the second MSB capacitor, i.e. the modified energy-
saving capacitor array, can be proved. 
Vref in this work represents ½ Vdd. Since Vdd = 1V, Vref = 0.5V. 
Analog Input: Vin = 820mV. 
1. Sample, i.e. the 1st clock cycle 
Switched by control logic (which is omitted here for simplification and will be 
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further discussed later in a specific section), the connection of capacitor array 
during Sample is shown below in Fig. 2.6. 
 
Fig. 2.6 The connection (switched by control logic) of capacitor array during #Sample. 
CMP_Vin+ (i.e. the top plates of positive capacitor array) is connected to Vdd 
while the bottom plates of positive capacitor array are all connected to Vin. Thus, 
the charge Q! = C256·(Vdd - Vin) = C256·(1 - 0.82) = (1 - 0.82)C256 is stored in 
positive capacitor array. 
CMP_Vin- (i.e. the top plates of negative capacitor array) is connected to Vref 
while the bottom plates of negative capacitor array are all connected to GND. Thus, 
the charge Q! = C256·(Vref - GND) = C256·(0.5 - 0) = (1 - 0.5)C256 is stored in 
negative capacitor array. 
 
Fig. 2.7 Simulated waveforms of the ADC in this work (for Vin = 820mV). 
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During Sample, based on the above theoretical reasoning, CMP_Vin+ = 1V 
while CMP_Vin- = 0.5V. Fig. 2.7 in the previous page shows the simulated 
waveforms of the actual circuit, in which M0 (1.0V) and M1 (496.1mV) 
correspond with the theoretical values very well. 
2. Bit Cycling 0 (BC0), i.e. the 2nd clock cycle 
The connection of capacitor array during BC0 is shown in Fig. 2.8. 
 
Fig. 2.8 The connection (switched by control logic) of capacitor array during #BC0. 
CMP_Vin+ (i.e. the top plates of positive capacitor array) is disconnected to 
Vdd (this disconnection remains in subsequent 7 Bit Cyclings, which will not be 
mentioned again for conciseness) while the bottom plates of positive capacitor 
array are all connected to GND. As node CMP_Vin+ is open now, no charge can 
be moved to anywhere and thereby the bottom plates of positive capacitor array 
(GND) may force node CMP_Vin+ to be  (1 - 0.82)C256 
C256
 = (1 - 0.82)V = 0.18V. 
Also, CMP_Vin- (i.e. the top plates of negative capacitor array) is disconnected 
to Vref (this disconnection remains in subsequent 7 Bit Cyclings, which will not be 
mentioned again for conciseness) while the bottom plates of negative capacitor 
array are all connected to GND. As node CMP_Vin- is open now, no charge can be 
moved to anywhere and thereby the bottom plates of negative capacitor array 
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(GND) may force node CMP_Vin- to be  (1 - 0.5)C256 
C256
 = (1 - 0.5)V = 0.5V. 
Thus, it indicates that during BC0, 0.18V is compared with 0.5V. In other words, 
0.82V is compared with 0.5V 
Consequently, the comparator (CMP) will reveal the result that 
0.82V > 0.5V 
Therefore, MSB (the 7th bit B7) of the final digital output will be a “1”, and for the 
time being, 
Digital Output = B7B6B5B4 B3B2B1B0 = 1XXX XXXX 
During BC0, based on the above theoretical reasoning, CMP_Vin+ = 0.18V 
while CMP_Vin- = 0.5V. Fig. 2.7 shows the simulated waveforms of the actual 
circuit, in which M3 (181.3mV) and M2 (499.4mV) correspond with the theoretical 
values very well. 
3. Bit Cycling 1 (BC1), i.e. the 3rd clock cycle 
The connection of capacitor array during BC1 is shown in Fig. 2.9. 
 
Fig. 2.9 The connection (switched by control logic) of capacitor array during #BC1. 
Note that (for both positive and negative array) the bottom plates of the 
capacitors split from C64 (i.e. the capacitors with black frames in Fig. 2.4) are 
connected to Vref, while the capacitors of identical values next to them are 
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connected to GND. 
Interestingly, from another perspective, if one capacitor of positive array is 
connected to Vref (e.g. C32_2+), the capacitor located under it of negative array 
must be connected to GND (e.g. C32_2-), and vice versa (e.g. C32_1+ and C32_1-). 
This special structure, or so-called Complementary Pattern, exists for all the 
situations during BC1 – BC7. 
If there are no C128+ and C128-, since the equivalent total capacitor connected 
to Vref is equal to the equivalent total capacitor connected to GND (for both 
positive and negative array), node CMP_Vin+ and CMP_Vin- will be ½ Vref, 
which indicates a balanced input (i.e. differential input = 0) for the comparator 
(CMP). 
Nevertheless, as a matter of fact, C128+ is connected to Vref while C128- is 
connected to GND. This connection is determined by the result from the previous 
Bit Cycling (BC0), i.e. the result of “1” for MSB sets C128+ to be Vref and sets 
C128- to be GND. (On the other hand, if the result for MSB is a “0”, C128+ will be 
set to be GND and C128- will be set to be Vref. Thus, C128+ and C128- also 
follow Complementary Pattern.) 
Similarly, it is necessary to present a more general feature here: The converted 
bit B7-X acquired from Bit Cycling X (BCX) will determine the connection of the 





The connection of IF B7-X = 1 IF B7-X = 0 
C26-X_2+ Vref (No change) GND 
C26-X_2- GND (No change) Vref 
C26-X_1+ Vref GND (No change) 
C26-X_1- GND Vref (No change) 
Table. 2.1 Relationship between B7-X and the connection of capacitors C2
6-X_2/1±. 
(1 ≤ X ≤ 6) 
 
When all the 8 bits are completely digitalized after BC7, no more connection 
alteration is needed, and thereby 1 ≤ X ≤ 6. (Note that B7 acquired form BC0 
(X = 0) which determines C128+ and C128- is already discussed above.) 
Precisely speaking, there is a small difference for X = 6, i.e. when it comes to 
X = 6, C1_2+, C1_2-, C1_1+ and C1_1- in Table. 2.1 should be replaced by C1_4+, 
C1_4-, C1_3+ and C1_3-, respectively. 
Last but not least, as can be observed in Table. 2.1, Complementary Pattern for 
positive and negative array is still satisfied. This is a meaningful property to take 
into consideration when implementing circuits for control logic. 
To calculate the voltage of node CMP_Vin+ and CMP_Vin- during BC1, the 
equivalent simplified circuit for Fig. 2.9 is shown in Fig. 2.10. 
 
Fig. 2.10 The equivalent simplified circuit for Fig. 2.9. 
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As node CMP_Vin+ is always open now, the charge accumulated on the top 
plates of positive capacitor array during Sample cannot be moved to anywhere. 





(128 + 64) + 64
Vref = [1 - (0.82 - 
3
8
)]V = 0.555V 
Also, as node CMP_Vin- is always open now, the charge accumulated on the top 
plates of negative capacitor array during Sample cannot be moved to anywhere. 





(128 + 64) + 64
Vref = [1 - (0.5 - 
1
8
)]V = 0.625V 
Thus, it indicates that during BC1, 0.555V is compared with 0.625V. In other 
words, 
(0.82 -  3 
8
)V is compared with (0.5 -  1 
8
)V 
i.e. 0.82V is compared with (  1 
2
 +  1 
4
)V 
Consequently, the comparator (CMP) will reveal the result that 
0.82V > (  1 
2
 +  1 
4
)V 
Therefore, the 6th bit B6 of the final digital output will be a “1”, and for the time 
being, 
Digital Output = B7B6B5B4 B3B2B1B0 = 11XX XXXX 
During BC1, based on the above theoretical reasoning, CMP_Vin+ = 0.555V 
while CMP_Vin- = 0.625V. Fig. 2.11 in the next page shows the simulated 
waveforms of the actual circuit, in which M1 (556mV) and M0 (624.2mV) 
  
17 
correspond with the theoretical values very well. 
 
Fig. 2.11 Simulated waveforms of the ADC in this work (for Vin = 820mV), zoom-in 
view for #BC1 – #BC7. 
 
4. Bit Cycling 2 (BC2), i.e. the 4th clock cycle 
Based on Table. 2.1, since B6 = 1, 
The connection of B6 = 1 
C32_2+ Vref (No change) 
C32_2- GND (No change) 
C32_1+ Vref 
C32_1- GND 
Table. 2.2 Connection table for C32_2/1±. 
Thus, the connection of capacitor array during BC2 is shown in Fig. 2.12. The 
only alteration compared with the connection during BC1 (Fig. 2.9) is marked by a 
black frame, i.e. C32_1+ is connected to Vref and C32_1- is connected to GND. 
 
Fig. 2.12 The connection (switched by control logic) of capacitor array during #BC2. 
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To calculate the voltage of node CMP_Vin+ and CMP_Vin- during BC2, the 
equivalent simplified circuit for Fig. 2.12 is shown in Fig. 2.13. 
 
Fig. 2.13 The equivalent simplified circuit for Fig. 2.12. 
As node CMP_Vin+ is always open now, the charge accumulated on the top 
plates of positive capacitor array during Sample cannot be moved to anywhere. 




128 + 64 + 32
256
Vref = [1 - (0.82 - 
7
16
)]V = 0.6175V 
Also, as node CMP_Vin- is always open now, the charge accumulated on the top 
plates of negative capacitor array during Sample cannot be moved to anywhere. 






Vref = [1 - (0.5 - 
1
16
)]V = 0.5625V 
Thus, it indicates that during BC2, 0.6175V is compared with 0.5625V. In other 
words, 
(0.82 -  7 
16
)V is compared with (0.5 -  1 
16
)V 
i.e. 0.82V is compared with (  1 
2
 +  1 
4
 +  1 
8
)V 
Consequently, the comparator (CMP) will reveal the result that 
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0.82V < (  1 
2
 +  1 
4
 +  1 
8
)V 
Therefore, the 5th bit B5 of the final digital output will be a “0”, and for the time 
being, 
Digital Output = B7B6B5B4 B3B2B1B0 = 110X XXXX 
During BC2, based on the above theoretical reasoning, CMP_Vin+ = 0.6175V 
while CMP_Vin- = 0.5625V. Fig. 2.11 shows the simulated waveforms of the 
actual circuit, in which M2 (618.5mV) and M3 (561.8mV) correspond with the 
theoretical values very well. 
5. Bit Cycling 3 (BC3), i.e. the 5th clock cycle 
Based on Table. 2.1, since B5 = 0, 
The connection of B5 = 0 
C16_2+ GND 
C16_2- Vref 
C16_1+ GND (No change) 
C16_1- Vref (No change) 
Table. 2.3 Connection table for C16_2/1±. 
Thus, the connection of capacitor array during BC3 is shown in Fig. 2.14 in the 
next page. The only alteration compared with the connection during BC2 (Fig. 2.12) 
is marked by a black frame, i.e. C16_2+ is connected to GND and C16_2- is 
connected to Vref. 
As far as the traditional structure for capacitor array is concerned, if the result 
acquired from the previous Bit Cycling is a “0” and thereby indicates a downward 
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approximation-voltage correction, there must be proper operations to reset the 
previous binary-weighted capacitors, i.e. to reconnect them to their original 
positions. 
 
Fig. 2.14 The connection (switched by control logic) of capacitor array during #BC3. 
However, according to Table. 2.1 (which reveals the alteration of capacitor 
connection), no such reset operation is needed for the proposed modified structure, 
owing to the cooperation of those binary-weighted sub-capacitors split from C64 
(i.e. by setting the connection of the next binary-weighted capacitors, downward 
approximation-voltage correction can also be realized), which is definitely another 
advantage for designing circuit of control logic. 
To calculate the voltage of node CMP_Vin+ and CMP_Vin- during BC3, the 
equivalent simplified circuit for Fig. 2.14 is shown in Fig. 2.15. 
 
Fig. 2.15 The equivalent simplified circuit for Fig. 2.14. 
As node CMP_Vin+ is always open now, the charge accumulated on the top 
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plates of positive capacitor array during Sample cannot be moved to anywhere. 




128 + 48 + 32
256
Vref = [1 - (0.82 - 
13
32
)]V = 0.5862V 
Also, as node CMP_Vin- is always open now, the charge accumulated on the top 
plates of negative capacitor array during Sample cannot be moved to anywhere. 






Vref = [1 - (0.5 - 
3
32
)]V = 0.5938V 
Thus, it indicates that during BC3, 0.5862V is compared with 0.5938V. In other 
words, 
(0.82 -  13 
32
)V is compared with (0.5 -  3 
32
)V 
i.e. 0.82V is compared with (  1 
2
 +  1 
4
 +  1 
16
)V 
Consequently, the comparator (CMP) will reveal the result that 
0.82V > (  1 
2
 +  1 
4
 +  1 
16
)V 
Therefore, the 4th bit B4 of the final digital output will be a “1”, and for the time 
being, 
Digital Output = B7B6B5B4 B3B2B1B0 = 1101 XXXX 
During BC3, based on the above theoretical reasoning, CMP_Vin+ = 0.5862V 
while CMP_Vin- = 0.5938V. Fig. 2.11 shows the simulated waveforms of the 
actual circuit, in which M5 (587.3mV) and M4 (593.1mV) correspond with the 
theoretical values very well. 
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6. Bit Cycling 4 (BC4), i.e. the 6th clock cycle 
Based on Table. 2.1, since B4 = 1, 
The connection of B4 = 1 
C8_2+ Vref (No change) 
C8_2- GND (No change) 
C8_1+ Vref 
C8_1- GND 
Table. 2.4 Connection table for C8_2/1±. 
Thus, the connection of capacitor array during BC4 is shown in Fig. 2.16. The 
only alteration compared with the connection during BC3 (Fig. 2.14) is marked by 
a black frame, i.e. C8_1+ is connected to Vref and C8_1- is connected to GND. 
 
Fig. 2.16 The connection (switched by control logic) of capacitor array during #BC4. 
To calculate the voltage of node CMP_Vin+ and CMP_Vin- during BC4, the 
equivalent simplified circuit for Fig. 2.16 is shown in Fig. 2.17. 
 
Fig. 2.17 The equivalent simplified circuit for Fig. 2.16. 
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As node CMP_Vin+ is always open now, the charge accumulated on the top 
plates of positive capacitor array during Sample cannot be moved to anywhere. 




128 + 48 + 32 + 8
256
Vref = [1 - (0.82 - 
27
64
)]V = 0.6019V 
Also, as node CMP_Vin- is always open now, the charge accumulated on the top 
plates of negative capacitor array during Sample cannot be moved to anywhere. 






Vref = [1 - (0.5 - 
5
64
)]V = 0.5781V 
Thus, it indicates that during BC4, 0.6019V is compared with 0.5781V. In other 
words, 
(0.82 -  27 
64
)V is compared with (0.5 -  5 
64
)V 
i.e. 0.82V is compared with (  1 
2
 +  1 
4
 +  1 
16
 +  1 
32
)V 
Consequently, the comparator (CMP) will reveal the result that 
0.82V < (  1 
2
 +  1 
4
 +  1 
16
 +  1 
32
)V 
Therefore, the 3rd bit B3 of the final digital output will be a “0”, and for the time 
being, 
Digital Output = B7B6B5B4 B3B2B1B0 = 1101 0XXX 
During BC4, based on the above theoretical reasoning, CMP_Vin+ = 0.6019V 
while CMP_Vin- = 0.5781V. Fig. 2.11 shows the simulated waveforms of the 
actual circuit, in which M6 (603mV) and M7 (577.4mV) correspond with the 
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theoretical values very well. 
7. Bit Cycling 5 (BC5), i.e. the 7th clock cycle 
Based on Table. 2.1, since B3 = 0, 
The connection of B3 = 0 
C4_2+ GND 
C4_2- Vref 
C4_1+ GND (No change) 
C4_1- Vref (No change) 
Table. 2.5 Connection table for C4_2/1±. 
Thus, the connection of capacitor array during BC5 is shown in Fig. 2.18. The 
only alteration compared with the connection during BC4 (Fig. 2.16) is marked by 
a black frame, i.e. C4_2+ is connected to GND and C4_2- is connected to Vref. 
 
Fig. 2.18 The connection (switched by control logic) of capacitor array during #BC5. 
To calculate the voltage of node CMP_Vin+ and CMP_Vin- during BC5, the 
equivalent simplified circuit for Fig. 2.18 is shown in Fig. 2.19. 
 
Fig. 2.19 The equivalent simplified circuit for Fig. 2.18. 
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As node CMP_Vin+ is always open now, the charge accumulated on the top 
plates of positive capacitor array during Sample cannot be moved to anywhere. 




128 + 44 + 32 + 8
256
Vref = [1 - (0.82 - 
53
128
)]V = 0.5941V 
Also, as node CMP_Vin- is always open now, the charge accumulated on the top 
plates of negative capacitor array during Sample cannot be moved to anywhere. 




24 + 16 + 4
256
Vref = [1 - (0.5 - 
11
128
)]V = 0.5859V 
Thus, it indicates that during BC5, 0.5941V is compared with 0.5859V. In other 
words, 
(0.82 -  53 
128
)V is compared with (0.5 -  11 
128
)V 
i.e. 0.82V is compared with (  1 
2
 +  1 
4
 +  1 
16
 +  1 
64
)V 
Consequently, the comparator (CMP) will reveal the result that 
0.82V < (  1 
2
 +  1 
4
 +  1 
16
 +  1 
64
)V 
Therefore, the 2nd bit B2 of the final digital output will be a “0”, and for the time 
being, 
Digital Output = B7B6B5B4 B3B2B1B0 = 1101 00XX 
During BC5, based on the above theoretical reasoning, CMP_Vin+ = 0.5941V 
while CMP_Vin- = 0.5859V. Fig. 2.11 shows the simulated waveforms of the 
actual circuit, in which M8 (595.2mV) and M9 (585.1mV) correspond with the 
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theoretical values very well. 
8. Bit Cycling 6 (BC6), i.e. the 8th clock cycle 
Based on Table. 2.1, since B2 = 0, 
The connection of B2 = 0 
C2_2+ GND 
C2_2- Vref 
C2_1+ GND (No change) 
C2_1- Vref (No change) 
Table. 2.6 Connection table for C2_2/1±. 
Thus, the connection of capacitor array during BC6 is shown in Fig. 2.20. The 
only alteration compared with the connection during BC5 (Fig. 2.18) is marked by 
a black frame, i.e. C2_2+ is connected to GND and C2_2- is connected to Vref. 
 
Fig. 2.20 The connection (switched by control logic) of capacitor array during #BC6. 
To calculate the voltage of node CMP_Vin+ and CMP_Vin- during BC6, the 
equivalent simplified circuit for Fig. 2.20 is shown in Fig. 2.21. 
 
Fig. 2.21 The equivalent simplified circuit for Fig. 2.20. 
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As node CMP_Vin+ is always open now, the charge accumulated on the top 
plates of positive capacitor array during Sample cannot be moved to anywhere. 




128 + 42 + 32 + 8
256
Vref = [1 - (0.82 - 
105
256
)]V = 0.5902V 
Also, as node CMP_Vin- is always open now, the charge accumulated on the top 
plates of negative capacitor array during Sample cannot be moved to anywhere. 




24 + 16 + 4 + 2
256
Vref = [1 - (0.5 - 
23
256
)]V = 0.5898V 
Thus, it indicates that during BC6, 0.5902V is compared with 0.5898V. In other 
words, 
(0.82 -  105 
256
)V is compared with (0.5 -  23 
256
)V 
i.e. 0.82V is compared with (  1 
2
 +  1 
4
 +  1 
16
 +  1 
128
)V 
Consequently, the comparator (CMP) will reveal the result that 
0.82V < (  1 
2
 +  1 
4
 +  1 
16
 +  1 
128
)V 
Therefore, the 1st bit B1 of the final digital output will be a “0”, and for the time 
being, 
Digital Output = B7B6B5B4 B3B2B1B0 = 1101 000X 
During BC6, based on the above theoretical reasoning, CMP_Vin+ = 0.5902V 
while CMP_Vin- = 0.5898V. Fig. 2.11 shows the simulated waveforms of the 
actual circuit, in which M10 (591.4mV) and M11 (589mV) correspond with the 
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theoretical values very well. 
9. Bit Cycling 7 (BC7), i.e. the 9th clock cycle 
Based on Table. 2.1, since B1 = 0, 
The connection of B1 = 0 
C1_4+ GND 
C1_4- Vref 
C1_3+ GND (No change) 
C1_3- Vref (No change) 
Table. 2.7 Connection table for C1_4/3±. 
Thus, the connection of capacitor array during BC7 is shown in Fig. 2.22. The 
only alteration compared with the connection during BC6 (Fig. 2.20) is marked by 
a black frame, i.e. C1_4+ is connected to GND and C1_4- is connected to Vref. 
 
Fig. 2.22 The connection (switched by control logic) of capacitor array during #BC7. 
To calculate the voltage of node CMP_Vin+ and CMP_Vin- during BC7, the 
equivalent simplified circuit for Fig. 2.22 is shown in Fig. 2.23. 
 
Fig. 2.23 The equivalent simplified circuit for Fig. 2.22. 
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As node CMP_Vin+ is always open now, the charge accumulated on the top 
plates of positive capacitor array during Sample cannot be moved to anywhere. 




128 + 41 + 32 + 8
256
Vref = [1 - (0.82 - 
209
512
)]V = 0.5882V 
Also, as node CMP_Vin- is always open now, the charge accumulated on the top 
plates of negative capacitor array during Sample cannot be moved to anywhere. 




24 + 16 + 4 + 2 + 1
256
Vref = [1 - (0.5 - 
47
512
)]V = 0.5918V 
Thus, it indicates that during BC7, 0.5882V is compared with 0.5918V. In other 
words, 
(0.82 -  209 
512
)V is compared with (0.5 -  47 
512
)V 
i.e. 0.82V is compared with (  1 
2
 +  1 
4
 +  1 
16
 +  1 
256
)V 
Consequently, the comparator (CMP) will reveal the result that 
0.82V > (  1 
2
 +  1 
4
 +  1 
16
 +  1 
256
)V 
Therefore, the 0th bit B0 of the digital output will be a “1”, and finally, 
Digital Output = B7B6B5B4 B3B2B1B0 = 1101 0001 
During BC7, based on the above theoretical reasoning, CMP_Vin+ = 0.5882V 
while CMP_Vin- = 0.5918V. Fig. 2.11 shows the simulated waveforms of the 
actual circuit, in which M13 (589.5mV) and M12 (591.1mV) correspond with the 
theoretical values very well. 
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Acquired from the implemented circuit for Vin = 820mV, Fig. 2.24 below offers the 
simulated waveforms of some nodes worthy of attention. 
 
Fig. 2.24 Transient response: the simulated waveforms of some nodes worthy of attention 
(for Vin = 820mV). 
 
As is shown in Fig. 2.24, clk and CMP_clk are input clock signals having a phase 
difference of 270°, based on system timing diagram. 
Although the voltage of node CMP_Vin+ and CMP_Vin- are already given in Fig. 
2.7 and Fig. 2.11 with clear values, they are provided here as a reference. In addition, the 




The discussion in Section 2.2 has pointed out that CMP_Vout+ represents 
comparison result based on positive logic. In other words, CMP_Vout- should represent 
comparison result based on negative logic. Meanwhile, the calculation made for the 
voltage of node CMP_Vin+ and CMP_Vin- reveals that we use a negative representation 
for the actual input voltage, so the comparison result is contrary to the actual situation. 
For instance, during BC7, according to the principle, we should compare 0.82V with 
(  1 
2
 +  1 
4
 +  1 
16
 +  1 
256
)V, while in fact, we compared [1 - (0.82 - 209
512
)]V = 0.5882V with 
[1 - (0.5 - 47
512
)]V = 0.5918V, which can be further transformed to indicate that 
-0.82V is compared with -(  1 
2
 +  1 
4
 +  1 
16
 +  1 
256
)V 
Obviously, the comparison result for -0.82V with -(  1 
2
 +  1 
4
 +  1 
16
 +  1 
256
)V is contrary to 
the comparison result for 0.82V with (  1 
2
 +  1 
4
 +  1 
16
 +  1 
256
)V. Thus, comparison result of 
the actual situation should be revealed by CMP_Vout-, since it is CMP_Vout- that 
represents comparison result based on negative logic. 
CMP_Vout- is given in Fig. 2.24, but since it is a waveform of the analog node (i.e. 
the output node of the latched comparator), it cannot be treated as a pure digital 
waveform that has sharp rising and falling edges. Therefore, one additional register is 
connected to CMP_Vout-, to ensure that shifter registers for outputting digital bits, which 
are complete digital circuits, can get a clean digital input signal. 
net0123 is the node Q of the first register in shift registers, which represents the bit 
acquired from previous Bit Cycling. Considering that all shift registers are triggered by 
the rising edge of clk and the conversion state (i.e. Sample and BC1 – BC7) is also 
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changed at the rising edge of clk, the bit acquired from previous Bit Cycling should 
appear on net0123 at the same time when the conversion state changes, which can be 
clearly observed in Fig. 2.24. 
As a result, the final digital output according to the logic level of net0123 is: 
1101 0001 
which is exactly the same as the result inferred by the voltage of node CMP_Vin+ and 
CMP_Vin-. 
In conclusion, by converting the final digital output back to its corresponding analog 
voltage 












 = 816.4mV 
and comparing this with 
(1101 0010)2 = 
 1 
2
 +  1 
4
 +  1 
16
 +  1 
128
 = 820.3mV > 820mV 
the validity of the proposed ADC with modified capacitor array is proved, and thereby 
the voltage of quantization error Vx is 




Therefore, Vx is within a VLSB as we expected, which is good enough, since there is 
a ½ LSB offset in practical ADC transfer characteristic compared with that of ideal ADC. 
 
2.4 Control Logic 
Control logic is the switches connecting capacitor array with Vs (from Vref/2 or 




Fig. 2.25 Control logic. 
 
2.5 Other Digital Modules 
Other digital modules include state machine and shift registers, which are shown in 





Fig. 2.26 A master-slave edge-triggered D flip-flop is used as the register. 
 
 









CHAPTER 3: ENERGY-EFFICIENCY ALGORITHM 
3.1 Conventional SAR Algorithm 
Section 2.3 has explained circuit operation of the modified capacitor array, i.e. how 
it works. To show the principle of energy-efficiency on which the modified capacitor 
array is based, i.e. why it works, first recall the conventional SAR algorithm. Fig. 3.1 
below is the capacitor array in a conventional single-ended SAR-ADC, where Vx is the 
input node of the comparator, Vref is connected to reference voltage and Vin is the input 
analog voltage to be converted. 
 
Fig. 3.1 Conventional capacitor array. 
When conversion begins, firstly Ssample = 1, so the voltage between two plates for 
all the capacitors should be Vin - 0 = Vin. Then, Ssample is open, thus the charge 
corresponding with -Vin (choosing the top plate as the reference positive side) is stored on 
the capacitor array. Next, during 1st bit cycling, Cb is connected to Vref while the other 
capacitors are all connected to GND. Consequently, 
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Vx is compared with 0 to determine whether an upward or downward correction is 
needed. If Vx < 0, Vx will be raised by connecting the 2nd MSB capacitor Cb-1 to Vref, i.e. 
an upward correction. Otherwise, Cb will be reconnected to GND while Cb-1 will still be 
connected to Vref, i.e. a downward correction. 
The process of bit cycling will be repeated b times until the last bit is achieved. 
After switching for each bit cycling, 




where Cref is the total capacitance connected to Vref and CGND is the total capacitance 
connected to GND. 
To alleviate the complexity of calculation for power consumption, assume we have a 
2-bit capacitor array, which is shown in Fig. 3.2. 
 
Fig. 3.2 A 2-bit capacitor array. 
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During 1st bit cycling, after S+(2) is connected to Vref and the capacitor array is 
completely settled when Vx(1) = -Vin + 
Vref
2




 = Vref iref(t)dt
t
0
 = -Vref·∆Q 
                               = -Vref·2C0[(Vx(1) - Vref) - Vx(Sample)] = C0Vref2  
If Vx < 0, an upward correction will be operated and thereby, 








Otherwise, if Vx > 0, a downward correction will be operated, and as is discussed above, 
Fig. 3.3 shows the specific condition during this transition. 
 
Fig. 3.3 A downward correction in conventional SAR algorithm. 
Thus, the power drawn from Vref should be 










The power consumption E(1→2) in a downward correction includes two parts: the 
energy required to raise the voltage at node Vx, i.e. Enode = -CrefVref∆Vx =  C0Vref24  and the 
energy required to charge the new capacitor (C1) from GND to Vref, i.e. Ecap =  C0Vref2 . 
 
3.2 Capacitor Splitting Technology 
Now, considering capacitor splitting technology utilized in the modified capacitor 
array of this work (here, C2 is split into C2_1 and C2_2), if there is a downward correction 
for the 2nd bit cycling, instead of connecting C1 to Vref and returning C2 (which does not 
exist here) back to GND, it is C2_1 that needs to be connected to GND, which is shown in 
Fig. 3.4. 
 
Fig. 3.4 A downward correction in energy-efficiency algorithm. 
Thus, the power drawn from Vref is only required for charging the node Vx and should be 




In other words, compared with the downward correction in conventional SAR algorithm, 
no power is required for charging a capacitor from GND to Vref during the downward 
correction in this capacitor splitting structure. 
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On the other hand, an upward correction in this modified capacitor array is the same 




In conclusion, for one thing, the capacitor splitting technology (i.e. energy-
efficiency algorithm) saves much energy during a downward correction since it avoids 
the extra but meaningless energy required for charging a capacitor from GND to Vref, 
which is 4 times the energy needed for driving the change at node Vx. For another, the 
same power dissipation equal to C0Vref
2
4
 for both upward and downward correction is 





CHAPTER 4: LAYOUT IMPLEMENTATION 
4.1 Overview 
Fig. 4.1 shows the complete layout implementation of the ADC, with marked red 
frames which respectively indicates different circuit blocks. Moreover, clear and enlarged 
circuitry without these frames, i.e. merely physical layout versions are given in Fig. 4.2 
and Fig. 4.3, in the following 2 pages. 
 
Fig. 4.1 Layout of ADC, with marked circuit blocks 
Meanwhile, important information about layout of the ADC is provided below in 
Table. 4.1. 
Table. 4.1 Layout information 
 
Fabrication Technology IBM/Global Foundries 8HP, 130nm BiCMOS 
Chip Size 944µm × 501µm 









                              
Fig. 4.3 Zoom
ed-in layout of latched com
parator (C
M
P) and one of control logic m







4.2 Latched Comparator 
Recalling the principle of the latched comparator discussed in Section 2.2, especially 
the schematic shown in Fig. 2.2, it is obvious that the layout of this circuit must be very 
symmetric for both sides of the input transistors (N1 and N2), as well as the pair of back-
to-back inverters and associated pull-up transistors (P1 and P2). Otherwise, different 
layout structure may boost the environment or process variation for the response of the 
circuit and eventually lead to wrong comparisons. Therefore, the symmetric layout of the 
latched comparator is implemented as shown in Fig. 4.4. 
 
Fig. 4.4 Layout of latched comparator (CMP). 
 
4.3 Differential Binary-weighted Capacitor Array 
First take a look at Fig. 4.5 in the next page, the final layout implementation of the 
positive binary-weighted capacitor array. In order to present a clear figure of the layout 
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with much bigger patterns, as well as to make the discussion more concise, the negative 
capacitor array, which is almost the same, is omitted here. 
 
Fig. 4.5 Layout of positive capacitor array. 
As the accuracy of charge redistribution ADC is mainly based on the accuracy of the 
capacitor array, instead of directly choosing capacitors with binary-weighted capacitance 
along the array, the binary-weighted value of a capacitor is achieved more accurately by 
using binary-weighted numbers of unit capacitors (40fF in this work) to constitute the 
corresponding capacitor. As a matter of fact, all those identical square capacitors in Fig. 
4.5 are just numerous unit capacitors mentioned above. 
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On the other hand, parasitic capacitance at the input node of the comparator is a 
main cause accounting for inaccuracy. As far as MIM capacitors are concerned, top 
plates (AM layer, dark blue) have smaller parasitic capacitance, thus top plates are all 
connected to the input node of the comparator while bottom plates (LY layer, yellow) are 
connected to logic control modules. As is shown in Fig. 4.5, AM layer goes vertically 
along all the capacitors and finally converges on the upper and lower side of the array, 



























Fig. 4.6 Layout illustration of the capacitor array (for both positive and negative arrays). 
DM DM DM DM DM DM DM DM DM DM DM DM DM DM DM DM DM DM 
DM 128 DM 
DM 32_1 32_2 DM 
DM 128 DM 
DM 32_1 32_2 DM 
DM 128 DM 
DM 16_1 16_2 DM 
DM 128 DM 
DM 8_1 4-1 2_1 1_1 1_2 2_2 4_2 8_2 DM 
DM 8_2 4_2 2_2 1_4 1_3 2_1 4_1 8_1 DM 
DM 128 DM 
DM 16_2 16_1 DM 
DM 128 DM 
DM 32_2 32_1 DM 
DM 128 DM 
DM 32_2 32_1 DM 
DM 128 DM 
DM DM DM DM DM DM DM DM DM DM DM DM DM DM DM DM DM DM 
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Actually, parasitic capacitance is also significantly introduced by the wiring 
interconnection and other circuit elements adjacent to the capacitor array. Therefore, one 
way to help avoid this is by designing a circle of dummy capacitors around the effective 
capacitor array, which is shown in Fig. 4.6 in the previous page. 
Under this circumstance, since the capacitors originally forming the edges of the 
array are no longer located at the edge (now dummy capacitors forms the edge), every 
unit capacitor in the effective capacitor array should have identical surroundings (i.e. 
each unit capacitor is surrounded by eight unit capacitors). In other words, the equivalent 
parasitic capacitance of every unit capacitor is approximately the same. Consequently, it 
will still satisfy the requirement of binary-weighted capacitance in the charge 
redistribution structure. In addition, common-centroid layout is implemented to help 
tolerate process deviation. The above discussion can be illustrated by Fig. 4.6, where the 
number representation for these binary-weighted capacitors corresponds with the 
capacitor names (and also the multiples of unit capacitor) in the schematic of capacitor 
array shown in Fig. 2.3, and DM means dummy capacitors. 
Fig. 4.7 in the next page shows the connection of the capacitor array with logic 
control modules using highlight wirings. Different colors indicate the constitution of 
larger binary-weighted capacitors, which exactly follows the common-centroid layout 




Fig. 4.7 Connection of the capacitor array with logic control modules using highlight 
wirings. 
 
4.3 Registers Utilized in Control Logic Module, State Machine and Shift Registers 
Register is a key component in control logic module, state machine and shift 
registers, and therefore, the layout of register should be carefully designed as a common 
cell appropriate for all of the above structures. 
As is shown in Fig. 4.8 in the next page, the layout outline of register is a rectangle, 
which can be easily connected to other registers (to constitute state machine or shift 
registers) without wasting area because they are all rectangles. The middle wire (M2 
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layer) is VDD while the upper and lower wire is GND, which also helps alleviate the 
complex wiring when connecting registers in series, since they may share the same 
middle wire as VDD and the upper and lower wire as GND. The position of input D and 
output Q/Qbar is also designed for interconnection considerations. 
 
Fig. 4.8 Layout of register. 
 
4.4 Control Logic Module 
Fig. 4.9 shows the layout of the logic circuit controlling C128+ and C128-, which 
connects C128+ and C128- with Vs or GND respectively, according to the comparison 
result from Bit Cycling 0. 
 
Fig. 4.9 Layout of the logic circuit controlling C128+ and C128-. 
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Similarly, Fig. 4.10 shows the layout of the logic circuit for C32 – C1, where double 
transmission gates used as switches are implemented. 
 
Fig. 4.10 Layout of the logic circuit controlling C32 – C1. 
 
4.5 Other Considerations 
In order to avoid clock deviation, the clock distribution follows the pattern of “H” 
Tree. 
Analog modules are placed away from pure digital circuits and massive substrate 





CHAPTER 5: SIMULATION RESULTS 
5.1 ADC Functionality Verification 
Fig. 5.1 shows the circuit used for simulation 
 
Fig. 5.1 The circuit used for simulation. 
Chapter 3 has taken Vin = 820mV as an example to show how the circuit works and 
finally proves the validity of the proposed ADC. Moreover, a simulation result acquired 
from QRC model of layout is given in Fig. 5.2. 
 
Fig. 5.2 Simulation Result acquired from QRC model of layout. 
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In addition, 2 more conditions are simulated, i.e. Vin = 62mV and Vin = 550mV. 
Thus, small input voltage (e.g. 62mV) and medium input voltage (e.g. 550mV), as well as 
large input voltage (e.g. 820mV) can all be tested, to verify the functionality and linearity 
of the ADC in this work. 
 
5.2 Power Consumption 
Simulation for power consumption is done for Vin = 62mV and Vin = 820mV, at a 
conversion rate of 55.5-kS/s (i.e. a clock frequency of 500kHz). 
 
Fig. 5.3 The current waveform of the power supply VDD (for Vin = 62mV). 
Fig. 5.3 shows the current waveform of the power supply VDD, for Vin = 62mV. By 
using Cadence calculator, the average current during a complete conversion (9 clock 
cycles) can be got, i.e. 




Pav = VDD · Iav = 1V · (11.63µA) = 11.63µW 
which is satisfied with the power consumption requirements, thanks to the energy-saving 
capacitor array and latched comparator that has no static power dissipation. 
Fig. 5.4 shows the current waveform of the power supply VDD, for Vin = 820mV. 
 
Fig. 5.4 The current waveform of the power supply VDD (for Vin = 820mV). 
By using Cadence calculator, the average current during a complete conversion (9 
clock cycles) can be got, i.e. 
Iav = 11.6µA 
Consequently, 
Pav = VDD · Iav = 1V · (11.6µA) = 11.6µW 
which is satisfied with the power consumption requirements, thanks to the energy-saving 
capacitor array and latched comparator that has no static power dissipation. 
In conclusion, for different input voltages, the power consumption may have a small 
difference mainly due to the various situations of charging on the capacitor array, but in 
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general, the power consumption is just within the range of 11 – 12µW and thereby is 





CHAPTER 6: CONCLUSION 
Reviewing the wide focus of neuron signals and neural recorder chips, the work 
aims at realizing a low power ADC that is suitable for neural recorder applications. 
Owing to the design of a dynamic latched comparator which has no static power 
dissipation and applying the methodology of capacitor splitting in the modified capacitor 
array with related switching logic sequence to achieve power efficiency, a 1-V 8-bit 55.5-
kS/s ultra-low power (typically less than 12-µW) SAD-ADC intended for neural recorder 
applications is realized based on IBM/Global Foundries 8HP 130nm BiCMOS 
technology. 
Schematic and layout simulations are done respectively to verify the functionality, 
linearity and power consumption of the proposed ADC. 
Considering that most portable low power biomedical applications have sensors 
sampling analog biological signals and demand an A/D conversion to acquire digitized 
signals that can be further processed by subsequent digital modules, the low power ADC 
presented by this work may also be well-suited. 
In addition to realizing the clock generator on chip, future work can be done 
concerning the optimization of chip layout to help reduce parasitic parameters and avoid 
inaccurate sampled voltage at the input node. Thus, conversion errors can be prevented 
more sufficiently. Using standard cells for the digital modules shall improve the 
performance as well. Moreover, the ADC may be fabricated at last, and therefore the real 
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